5x4Gbps 0.35 Micron CMOS CRC Generator Designed With Standard Cells

José María Nadal Serrano

José María Nadal Serrano is an undergraduate student at ETSI Telecomunicación, Technical University of Madrid (UPM), Spain. E-mail: chema@scouts-es.org

Abstract

Design highlights for a 32-bit parallel and highly pipelined Cyclic Redundancy Code (CRC) generator are

and Word is the input word (16 bits.) The ' ' sign denotes a multiplication modulo the polynomial within the Galois Field.

3. HARDWARE IMPLEMENTATION

The main problem is the Galois Field multiplier which is the subcircuit that implements the 'CRC(N) ¹⁶' operation. The so-called "H-matrix" (depicted in figure 1)