
ttt,Open Areas, Arg Proj ct

16. Bus connection is not supported directly (LxEN

[Edit](#), [Open](#), [Save](#), [Arg](#) [Proj](#) [ct](#)

File, Open File, .mrg Project

1.2.1 Transmit hann 1

Signal name |

Signal	Note
RESET_I	Reset
SCLK_I	clock
AD_I(:0)	8-bit address line
DA_RX_O(7:0)	8-bit receive data
DA_TX_O(7:0)	8-bit transmit data
WE_I	Write /write
TREADY_I	Probe
AACK_O	Acknowledge
SYN_I	cycle
AG0_O	xDone interrupt
AG1_O	xFready interrupt

4 Description

4.1 Receive Channel

4.1.1 Details

writing to this bit no further write operation to $_x$ FIFO buffer register is allowed till $_xDone$ is set (all writes will be ignored).

- It is optional for the APUs to check the status bits of $_x$ status register.

4.6 Receiving Frames

- The controller sets $_xFIFoReady$ bit in $_xFIFO$ status and control register (0x1) and sets the $_xFIFoReady$ interrupt line to indicate valid frame in internal buffer is available.
- It is recommended that the APUs read the $_xFIFO$ status and control register (0x1).
- The APUs should read the Frame length register (0x4) to check the size of the frame. The value of this register is valid only after the $_xFIFoReady$ bit is set and remains valid till the first read from the Data buffer.
- The APUs should read $_xFIFO$ buffer register (0x2) Frame length times to get all frame bytes. Performing extra reads (read from empty buffer) produces invalid data.
- If the APUs do not read all frame bytes as soon as possible the internal buffer will overflow and FIFOOverflow bit will be set and the current frame should be dropped. No further read operations should be attempted till $_xFIFoReady$ bit is set again and $_xFIFoReady$ interrupt is signaled indicating new available frame.
- The software can drop entire frame from the receive FIFO buffer by writing 1 to drop bit in the status and control receive register (0x1). This is suitable for dropping bad frames (for any reason) or frames with incorrect addresses.

4.7 Connecting To The Controller

The configuration register $_xBnWYgetQ$ in $_W$ mode has $_pROAM$ bit set to 1. This indicates that the memory mapped I/O port $_xBnWYgetQ$ is connected to the memory mapped I/O port $_xBnWYgetQ$.

4. Diagram



