```
-- assign combined DAT_O signals  DAT\_Oa <= SDAT\_Oa \text{ when } (CYC\_Oa = `1') \text{ else MDAT\_Oa}; \\ DAT\_Ob <= SDAT\_Ob \text{ when } (CYC\_Ob = `1') \text{ else MDAT\_Ob}; \\ \text{end architecture dataflow};
```

The figure below shows some timing diagrams displaying the MASTER/SLAVE selection of the cores. Note that when both MASTER interfaces assert ('1') their [CYC\_O] signal at the same time, coreB is selected as the SLAVE interface ([CYC\_Ob] is asserted), i.e. coreA has the highest priority. The SLAVE interface remains selected until the MASTER interface negates ('0') its [CYC\_O] signal.

## 2.3 Bus Cycle signals

By inserting tri-state buffers almost all bus cycle signals can be combined. But this is