1 Introduction 1

C

This design is a very simple implementation of FM Receiver for demodulating Frequency

recovered signal.

c ,

• fm

The core component, the connector between many component in the PLL loops.




Figure 2-3: Phase detector block diagram

• loop_ Iter
A low pass Iter in the PLL loop.




Figure 2-4: Loop Iter block diagram

• adder in

NO WARRANTY

THIS SOFTWARE IS PROVIDED BY THE AUTHOR "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENT