



SPI Core Specifications

*Author: Richard Herveille
rherveille@opencores.org*

**Document rev. 0.1
January 7, 2003**

This page left intentionally blank

3

Registers

3.1 Registers List

Name	adr_i[1:0]	Width	Access	Description
SPCR	0x00	8	R/W	Control Register

