[oc] About module path delay

[demon_zhu <demon_zhu@sina.com>]

hi:
  What's difference between positive polarity and negative 
polarity on defining module path delay? After simulation 
with two description, i can't find the difference.

  The code as below:
    
    ...
    assign o = i; 
   //if using verilog-XL,must be "buf (o, i)". but i don't why

    specify 
      (i +=> o) = (40, 20);
      (i -=> o) = (40, 20);
    endspecify
    ...



Regars
______________________________________

===================================================================
�����������15M�շ����� �Ͻ��ж��� (http://vip.sina.com/sol_mail/promotion/pro_men.html)
���˶����г���һԪͶ�룬ʮ�־�ϲ���ٷ����� (http://classad.sina.com.cn/2shou/)
�������ֻ�ͼƬ�����׶�������������ѡ��ÿ�춼�и��� (http://sms.sina.com.cn/cgi-bin/sms/smspic.cgi)
--
To unsubscribe from cores mailing list please visit http://www.opencores.org/mailinglists.shtml