[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

[cvs-checkins] uart16550/rtl/verilog uart_wb.v

CVSROOT:	/home/oc/cvs
Module name:	uart16550
Changes by:	gorban	02/02/07 17:20:28

Modified files:
	rtl/verilog    : uart_wb.v 

Log message:
	major bug in 32-bit mode that prevented register access fixed.

--
To unsubscribe from cvs-checkins mailing list please visit http://www.opencores.org/mailinglists.shtml