[ethmac] about signal setup time

[zixim@263.net]

Hi,

In the verilog code of this ethernet ip core, I found that the
data of txd[3:0] vary at the positive edge of tx_clk. Then, there
is no setup time for the data. Why?


_____________________________________________
�����ݳ��������Ƽ�  http://shopping.263.net/category16.htm
ǧ�ֻ�ױƷ��������  http://shopping.263.net/category04.htm