Sorry,
I changed the code. eth_wishbone module is now reset in another way. I forgot to
update the test bench
to
properly reset this module. That's the reason simulation was not
ok.
Sorry
for inconvenience.
Regards,
Igor
-----Original Message-----
From: [email protected] [mailto:[email protected]]On Behalf Of gwkim Sent: 3. maj 2002 2:24 To: [email protected] Subject: [ethmac] RTL simulation
|