Mail Index
Thread Index
RE: [oc] Can I get the "SDRAM controller VHDL" or Verilog Source Code?
From
: sphuynh <
[email protected]
>
[oc] HDLC Controller
From
: Nestor Lucas <
[email protected]
>
Re: AW: AW: [oc] Visual VHDL.
From
: Jean Masson <
[email protected]
>
Sorry all! RE: [oc] EEPROM Programmers using FPGAs? now itsEPROM vsFLASHtime
From
: "Martin.J Thompson" <
[email protected]
>
AW: AW: [oc] Visual VHDL.
From
: "Robert Taubner" <
[email protected]
>
RE: [oc] EEPROM Programmers using FPGAs? now its EPROM vsFLASHtime
From
: "Paul McFeeters" <
[email protected]
>
RE: [oc] EEPROM Programmers using FPGAs? now its EPROM vsFLASHtime
From
: "Martin.J Thompson" <
[email protected]
>
Re: [oc] VHDL PID Motor Controller
From
: Jean Masson <
[email protected]
>
Re: AW: [oc] Visual VHDL.
From
: Jean Masson <
[email protected]
>
RE: [oc] RS232 SYS CON
From
: "Igor Mohor" <
[email protected]
>
[oc] RS232 SYS CON
From
: Shehryar Shaheen <
[email protected]
>
[oc] Wishbone reference
From
: Rainer Dorsch <
[email protected]
>
[oc] RE: Wish to join opencores.
From
: "Anand Ramakrishna" <
[email protected]
>
Re: [oc] SHA-1
From
: Dian Tresna Nugraha <
[email protected]
>
Re: [oc] Fw: UART
From
: Mathias Johansson <
[email protected]
>
RE: [oc] Fw: UART
From
: "Igor Mohor" <
[email protected]
>
RE: [oc] Can I get the "SDRAM controller VHDL" or Verilog Source Code?
From
: "Igor Mohor" <
[email protected]
>
Re: [oc] Fw: UART
From
: madhusudhan rao <
[email protected]
>
[oc] Can I get the "SDRAM controller VHDL" or Verilog Source Code?
From
:
[email protected]
[oc] VHDL PID Motor Controller
From
:
[email protected]
Re: [oc] Fw: UART
From
:
[email protected]
RE: [oc] Hardware
From
: "Thilo Jeremias" <
[email protected]
>
Re: [oc] SHA-1
From
: I Made Aria Bagus P <
[email protected]
>
RE: [oc] SHA-1
From
: I Made Aria Bagus P <
[email protected]
>
AW: [oc] Visual VHDL.
From
: "Robert Taubner" <
[email protected]
>
RE: [oc] Hardware
From
: "Paul McFeeters" <
[email protected]
>
Re: [oc] Visual VHDL.
From
: Agador Sparticus <
[email protected]
>
Re: [oc] Hardware
From
: Agador Sparticus <
[email protected]
>
Re: [oc] Visual VHDL.
From
: Jean Masson <
[email protected]
>
[oc] Hardware
From
: Mark <
[email protected]
>
Re: [oc] how to add another serial port in 8051
From
: Jean Masson <
[email protected]
>
[oc] beginner info for xilinx xc4000 fpga
From
:
[email protected]
[oc] vga-lcd core update
From
: Richard Herveille <
[email protected]
>
RE: [oc] SHA-1
From
: "Thilo Jeremias" <
[email protected]
>
Re: [oc] SHA-1
From
: Dian Tresna Nugraha <
[email protected]
>
[oc] how to add another serial port in 8051
From
:
[email protected]
[oc] SHA-1
From
: I Made Aria Bagus P <
[email protected]
>
[oc] Serial PROM controller
From
:
[email protected]
[oc] FPGAs to become the standard?
From
:
[email protected]
RE: [oc] mp3 in 200k using Handel-C
From
: Shaun Seow <
[email protected]
>
Re: [oc] I don't get Cores mails anymore
From
: Agador Sparticus <
[email protected]
>
[oc] mp3 in 200k using Handel-C
From
:
[email protected]
Re: [oc] Re: mirror - Domain names
From
:
[email protected]
(Sean R. Lynch)
Re: [oc] I don't get Cores mails anymore
From
: "Damjan Lampret" <
[email protected]
>
[oc] I don't get Cores mails anymore
From
:
[email protected]
(Filip Miletic)
[oc] Re: Re: mirror - Domain names
From
: Andreas Bombe <
[email protected]
>
Re: [oc] Re: mirror - Domain names
From
: Andras Tantos <
[email protected]
>
Re: [oc] Re: mirror - Domain names
From
: "Tim O'Neil" <
[email protected]
>
RE: [oc] Re: mirror - Domain names
From
: "Tim O'Neil" <
[email protected]
>
RE: [oc] Re: mirror - Domain names
From
: Lee Ainscough <
[email protected]
>
Re: [oc] Re: mirror - Domain names
From
: "Marko Mlinar" <
[email protected]
>
RE: [oc] Re: mirror - Domain names
From
: "Ali Mashtizadeh" <
[email protected]
>
Re: [oc] Re: mirror - Domain names
From
:
[email protected]
Re: [oc] mirror - Domain names
From
:
[email protected]
(Sean R. Lynch)
Re: [oc] SNR Calculation using CADENCE SpectreS tool
From
:
[email protected]
[oc] Re: mirror - Domain names
From
: Andreas Bombe <
[email protected]
>
RE: [oc] mirror - Domain names
From
: "Ali Mashtizadeh" <
[email protected]
>
[oc] Whitening / De-whitening
From
:
[email protected]
RE: [oc] Wishlist problems
From
: "Igor Mohor" <
[email protected]
>
Re: [oc] mirror - Domain names
From
: "Damjan Lampret" <
[email protected]
>
Re: [oc] mirror - Domain names
From
:
[email protected]
Re: [oc] I2C slave model
From
: Richard Herveille <
[email protected]
>
RE: [oc] mirror
From
: "Ali Mashtizadeh" <
[email protected]
>
Re: [oc] mirror
From
: "Damjan Lampret" <
[email protected]
>
[oc] Mirror
From
: "Ali Mashtizadeh" <
[email protected]
>
Re: [oc] mirror
From
: Sean Lynch <
[email protected]
>
Re: [oc] Not the proudest day for OC
From
: "Tim O'Neil" <
[email protected]
>
[oc] mirror
From
: "Damjan Lampret" <
[email protected]
>
Re: [oc] Not the proudest day for OC
From
: "Sean R. Lynch KG6CVV" <
[email protected]
>
[oc] Position control of Motor
From
: Sumeet Suri <
[email protected]
>
RE: [oc] Not the proudest day for OC
From
: "Dautel, Rob" <
[email protected]
>
Re: [oc] MAC FIR problem
From
: Marco Antonio Simon Dal Poz <
[email protected]
>
Re: [oc] Not the proudest day for OC
From
: "Damjan Lampret" <
[email protected]
>
Re: [oc] I2C slave model
From
:
[email protected]
[oc] Wishlist problems
From
:
[email protected]
[oc] Not the proudest day for OC
From
: "Paul McFeeters" <
[email protected]
>
[oc] Wishlist problems
From
: Miha Lampret <
[email protected]
>
RE: [oc] Low power design
From
: "Paul McFeeters" <
[email protected]
>
Re: [oc] Wishlist and CVS Links
From
: "Marko Mlinar" <
[email protected]
>
Re: [oc] Low power design
From
: Frank Poppen <
[email protected]
>
Re: [oc] Wishlist and CVS Links
From
: "Marko Mlinar" <
[email protected]
>
[oc] MAC FIR problem
From
:
[email protected]
[oc] Wishlist and CVS Links
From
: Miha Lampret <
[email protected]
>
Re: [oc] Binary Divides for uP core
From
: Richard Herveille <
[email protected]
>
Re: [oc] Binary Divides for uP core
From
: "Jim Dempsey" <
[email protected]
>
Re: [oc] Binary Divides for uP core
From
: Richard Herveille <
[email protected]
>
Re: [oc] Article: Printable 10um chips
From
: "Marko Mlinar" <
[email protected]
>
RE: [oc] Binary Divides for uP core
From
:
[email protected]
Re: [oc] Article: Printable 10um chips
From
: Jecel Assumpcao Jr <
[email protected]
>
[oc] Article: Printable 10um chips
From
:
[email protected]
Re: [oc] Low power design
From
:
[email protected]
[oc] Low power design
From
: Jamil Khatib <
[email protected]
>
RE: [oc] Binary Divides for uP core
From
: Tobin Fricke <
[email protected]
>
RE: [oc] Binary Divides for uP core
From
: "Paul McFeeters" <
[email protected]
>
Re: [oc] where can i find the sample verilog core about reed-solomon codec??
From
:
[email protected]
Re: [oc] Binary Divides for uP core
From
: "Jim Dempsey" <
[email protected]
>
Re: [oc] Binary Divides for uP core
From
: Jean Masson <
[email protected]
>
Re: [oc] Binary Divides for uP core
From
: Richard Herveille <
[email protected]
>
Re: [oc] Binary Divides for uP core
From
:
[email protected]
Re: [oc] Binary Divides for uP core
From
: Rudolf Usselmann <
[email protected]
>
[oc] Binary Divides for uP core
From
: "Paul McFeeters" <
[email protected]
>
RE: [oc] LVDS core
From
: "Paul McFeeters" <
[email protected]
>
Re: [oc] LVDS core
From
: Yair Amitay <
[email protected]
>
Re: [oc] LVDS core
From
:
[email protected]
[oc] LVDS core
From
: Yair Amitay <
[email protected]
>
Re: [oc] discussion on public forums
From
: "Damjan Lampret" <
[email protected]
>
Re: [oc] discussion on public forums
From
: John Dalton <
[email protected]
>
[oc] discussion on public forums
From
: "Damjan Lampret" <
[email protected]
>
Re: [oc] Driving a RS232 serial port semi-direct from the FPGA?
From
: Victor the Cleaner <
[email protected]
>
RE: [oc] Driving a RS232 serial port semi-direct from the FPGA?
From
: "Paul McFeeters" <
[email protected]
>
RE: [oc] Driving a RS232 serial port semi-direct from the FPGA?
From
: "kw@nie" <
[email protected]
>
Re: [oc] Driving a RS232 serial port semi-direct from the FPGA?
From
: "Damjan Lampret" <
[email protected]
>
Re: [oc] Driving a RS232 serial port semi-direct from the FPGA?
From
: Victor the Cleaner <
[email protected]
>
[oc] Driving a RS232 serial port semi-direct from the FPGA?
From
: "Paul McFeeters" <
[email protected]
>
RE: [oc] need of 8051/at89c51 core in verilog hdl (simulation code)
From
: sphuynh <
[email protected]
>
Re: [oc] need of 8051/at89c51 core in verilog hdl (simulation code)
From
: "Damjan Lampret" <
[email protected]
>
[oc] need of 8051/at89c51 core in verilog hdl (simulation code)
From
: ramesh s <
[email protected]
>
[oc] Re: EEPROM Programmers using FPGAs? now its EPROM vsFLASH time
From
: Andreas Bombe <
[email protected]
>
Re: [oc] non-profit organization
From
: Jamil Khatib <
[email protected]
>
Re: ??: [oc] blabla EPROM vsFLASH, kazaam how much?, kazaam how much?
From
: Daniel Haensse <
[email protected]
>
[oc] Enough EPROM
From
: "Alan Langman" <
[email protected]
>
RE: ??: [oc] blabla EPROM vsFLASH, kazaam how much?, kazaam how much?
From
: "Paul McFeeters" <
[email protected]
>
Re: [oc] complex division in Hardware
From
:
[email protected]
Re: [oc] EEPROM Programmers using FPGAs? now its EPROM vsFLASH ti me
From
: Daniel Haensse <
[email protected]
>
RE: [oc] EEPROM Programmers using FPGAs? now its EPROM vsFLASHtime
From
: "Martin.J Thompson" <
[email protected]
>
Re: [oc] cvs under window?
From
: Filip Miletic <
[email protected]
>
Re: ??: [oc] blabla EPROM vsFLASH
From
: Daniel Haensse <
[email protected]
>
re: [oc] EEPROM Programmers using FPGAs? now its EPROM vsFLASH ti me
From
: "Zhichong Chen (Beijing)" <
[email protected]
>
RE: [oc] Some OpenSource rules
From
: "Paul McFeeters" <
[email protected]
>
Re: [oc] 8051 VHDL models search
From
:
[email protected]
RE: ??: [oc] blabla EPROM vsFLASH
From
: Mathias Johansson <
[email protected]
>
Re: [oc] complex division in Hardware
From
:
[email protected]
Re: [oc] Some OpenSource rules
From
:
[email protected]
Re: [oc] cvs under window?
From
: Jonathan D Bradbury <
[email protected]
>
Re: [oc] cvs under window?
From
: Victor Snesarev <
[email protected]
>
Re: [oc] cvs under window?
From
: "Miha Dolenc" <
[email protected]
>
Re: [oc] cvs under window?
From
: Victor the Cleaner <
[email protected]
>
RE: ??: [oc] EEPROM Programmers using FPGAs? now its EPROM vsFLASH ti me
From
: "Paul McFeeters" <
[email protected]
>
[oc] cvs under window?
From
:
[email protected]
RE: [oc] complex division in Hardware
From
: "Manoj Viswambharan" <
[email protected]
>
RE: [oc] EEPROM Programmers using FPGAs? now its EPROM vsFLASH time
From
: "Paul McFeeters" <
[email protected]
>
Re: [oc] Some OpenSource rules
From
: Rudolf Usselmann <
[email protected]
>
Re: ??: [oc] EEPROM Programmers using FPGAs? now its EPROM vsFLASH ti me
From
: Daniel Haensse <
[email protected]
>
Re: [oc] EEPROM Programmers using FPGAs? now its EPROM vsFLASH time
From
: Daniel Haensse <
[email protected]
>
RE: [oc] complex division in Hardware
From
: "Paul McFeeters" <
[email protected]
>
Re: [oc] EEPROM Programmers using FPGAs? now its EPROM vs FLASH time
From
: Daniel Haensse <
[email protected]
>
[oc] Some OpenSource rules
From
: Jamil Khatib <
[email protected]
>
[oc] �ṩJSP�ռ䣬����֧��JSP �����±�JDBC ���ݿ⣬��ȫ������
From
: "ʱ������" <
[email protected]
>
Re: [oc] complex division in Hardware
From
: "Marko Mlinar" <
[email protected]
>
Re: [oc] complex division in Hardware
From
: "Marko Mlinar" <
[email protected]
>
??: [oc] EEPROM Programmers using FPGAs? now its EPROM vsFLASH time
From
: "Zhichong Chen (Beijing)" <
[email protected]
>
RE: [oc] complex division in Hardware
From
: "Paul McFeeters" <
[email protected]
>
RE: [oc] EEPROM Programmers using FPGAs? now its EPROM vsFLASH time
From
: "Paul McFeeters" <
[email protected]
>
Re: [oc] complex division in Hardware
From
: Johan Klockars <
[email protected]
>
RE: [oc] EEPROM Programmers using FPGAs? now its EPROM vs FLASH time
From
: "Paul McFeeters" <
[email protected]
>
[oc] complex division in Hardware
From
: Sridhar Nandula <
[email protected]
>
Re: [oc] EEPROM Programmers using FPGAs? now its EPROM vsFLASH time
From
: "Martin.J Thompson" <
[email protected]
>
Re: [oc] EEPROM Programmers using FPGAs? now its EPROM vs FLASH time
From
: Daniel Haensse <
[email protected]
>
Re: [oc] EEPROM Programmers using FPGAs?
From
: MangMug Sirikhum <
[email protected]
>
Re: [oc] non-profit organization
From
: I Made Aria Bagus P <
[email protected]
>
Re: [oc] non-profit organization
From
: "Damjan Lampret" <
[email protected]
>
Re: [oc] non-profit organization
From
: John Dalton <
[email protected]
>
Re: [oc] old/abandoned projects
From
: "Damjan Lampret" <
[email protected]
>
Re: [oc] reg. 80196/8051 IP core
From
: John Dalton <
[email protected]
>
Re: [oc] old/abandoned projects
From
: "Dennis Kaliher" <
[email protected]
>
[oc] non-profit organization
From
: "Damjan Lampret" <
[email protected]
>
Re: [oc] EEPROM Programmers using FPGAs? now its EPROM vs FLASH time
From
: Pavel Korensky <
[email protected]
>
Re: [oc] wishlist/todolist
From
: Jamil Khatib <
[email protected]
>
RE: [oc] EEPROM Programmers using FPGAs?
From
: "Paul McFeeters" <
[email protected]
>
Re: [oc] EEPROM Programmers using FPGAs?
From
: MangMug Sirikhum <
[email protected]
>
[oc] EEPROM Programmers using FPGAs? now its EPROM vs FLASH time
From
: "Paul McFeeters" <
[email protected]
>
Re: [oc] EEPROM Programmers using FPGAs?
From
: Daniel Haensse <
[email protected]
>
Re: [oc] reg. 80196/8051 IP core
From
: "vdesign" <
[email protected]
>
RE: [oc] EEPROM Programmers using FPGAs?
From
: "Paul McFeeters" <
[email protected]
>
[oc] =?Windows-1252?Q?RE:_=5Boc=5D_=B5Clinux_Ports=3F_SoC_time?=
From
: "Igor Mohor" <
[email protected]
>
[oc] =?Windows-1252?Q?=B5Clinux_Ports=3F_SoC_time?=
From
: "Paul McFeeters" <
[email protected]
>
[oc] 8051 Verilog core
From
:
[email protected]
Re: [oc] old/abandoned projects
From
: "Damjan Lampret" <
[email protected]
>
Re: [oc] EEPROM Programmers using FPGAs?
From
: Alasdair Hatfield <
[email protected]
>
[oc] reg. 80196/8051 IP core
From
:
[email protected]
RE: [oc] old/abandoned projects
From
: "Paul McFeeters" <
[email protected]
>
Re: [oc] old/abandoned projects
From
: Rudolf Usselmann <
[email protected]
>
Re: [oc] old/abandoned projects
From
: "Damjan Lampret" <
[email protected]
>
Re: [oc] old/abandoned projects
From
: "Damjan Lampret" <
[email protected]
>
Re: [oc] EEPROM Programmers using FPGAs?
From
: Daniel Haensse <
[email protected]
>
Re: [oc] old/abandoned projects
From
: Rudolf Usselmann <
[email protected]
>
[oc] EEPROM Programmers using FPGAs?
From
: "Paul McFeeters" <
[email protected]
>
Re: [oc] old/abandoned projects
From
: Jecel Assumpcao Jr <
[email protected]
>
[oc] old/abandoned projects
From
: "Damjan Lampret" <
[email protected]
>
Re: [oc] Legal projects that can be worked on.
From
: "Marko Mlinar" <
[email protected]
>
Re: [oc] Async x86 plus
From
: "Predrag Markovic" <
[email protected]
>
Re: [oc] [Fwd: CAN controller]
From
:
[email protected]
[oc] Async x86 plus
From
:
[email protected]
Re: [oc] wishlist/todolist
From
: John Dalton <
[email protected]
>
Re: [oc] wishlist/todolist
From
: "Damjan Lampret" <
[email protected]
>
Re: [oc] wishlist/todolist
From
:
[email protected]
Mail converted by
MHonArc
2.4.4